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ABSTRACT

The advantages of a network consisttng of a number of minicomputers coupled to a large time shared computer are described.

This

type of network is very useful in the areas of data acquisition, real
time control of experiments, and front-end processing for computer
graphics.

Problems associated with the development of a network of this type,
various possible solutions, and the trade-offs involved are presented.
These problems are classified into two categories:

the interface

between the network and the central computing facility, and the
interface between the remote sites and the rest of the network.

The design constraints, rationale, and implementation of the
minicomputer network at the University of Missouri-Rolla are described.
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I.
A.

INTRODUCTION.

Justification for a Minicombutet Network

The usefulness of a small computer as a laboratory tool has
long been recognized.

Indeed, one of the most common applications of
the minicomputer has been in laboratory automation 1 ' 2 ' 3 ' 4 .

The primary attractiveness of the minicomputer, that is to

s~y

its low cost, enables it to be dedicated to a particular ap plication.
Low cost, however, follows from simplicity and results in the minicomputer's main disadvantage:
in its assembly language.

the minicomputer must often be programed

Fortran and other high level languages are

notorious for requiring large amounts of core storage as well as mass
storage for efficient operation.

They are als o slow, producinq

machine code that is highly inefficient.

Ideally a laboratory automation or data acquisition system using
a minicomputer should only concern itself with the process of acquiring
the data in a reasona bl y flexible way but should not attempt to
perform any calculations on the data other than those of a very
qeneral purpose nature.

In this way the control program can be

written efficiently in assembl y lan guage usin g a minimal amount of

2

memory and running at maximum speed.

Very few if any modifications

should be necessary for the program to be of use to a wide variety of
users.

This means that all specialized analysis of the data would be

done off line on a larger machine.

The larger machine could be

programed more flexibly in a high level language, it would have the
storage capacity for l ar9e amounts of data and would have better
facilities for high speed output of the resul ts.

This arran qement has

been used by a number of researchers and has worked well.

Unfor-

tunately, the transfer of large quantities of data rapidly and
accurately between the two systems can cause serious problems.

The usual method of data entry into a large batch machine is
through either punched cards or magnetic tape, neither of which is
very suitable for minicomputer data acquisition systems.

Magnetic

tape controls are expensive and punched cards require hand work
whic h can result in many errors and long turnaround times.

Punched

paper tape, which is the almost universal input/output medium for
minicomputers is not so common around medium and large computing
centers.

Remote time-share terminals put the power of the large

machine closer to the labora to ry, but t hese terminals are generally
low-speed keyboard/printer oriented devices and are not suitable for
hiqh speed data acquisition.

What is needed is a method for high speed (1200 bits per second
or faster) direct data entry into the large machine.

This could

sharply decrease turn around time to almost real time and would

3

reduce errors by reducing the amount of handling required.

The

advantage of having a large time shared system linked to the laboratory machine has been recognized by others 5 ' 6 .

Another potentially useful application of minicomputers is in
the field of computer graphics.

The minicomputer can be programed to

perform a number of generally useful housekeeping type chores such
as drawing a symbol chosen from a set of symbols upon command.
Here aqain a large remote computer linked to the minicomputer could
be used to run the specialized application program written in a
level language.

hig~

This application has also been recognized by others 7 ' 8 .

Large computer systems have a number of obstacles in the way of
a would-be experimenter.

In the interest of maximum efficiency, the

input/output systems of large machines are generally complex enough
to be considered processors themselves.

Simply constructing the

hardware interface for a non-standard peripheral can be a major task.
Writing the driver or software interface to the large machine•s
operating system software can also be a major task since the input/
output driver level of a large operating system is generally the
least well understood part of the system.
minicomputers.

This is not the case for

They are generally designed so that the input/output

interface is relatively simple and straightforward.

Operating systems

for minicomputers are either non-existent or in most cases very simple
and straightforward as well.

Many mainframe manufacturers are

beginning to offer programable controllers to interface their

4

machines with a larger machine . . Thus the minicomputer, with suitable
software, can be made to emulate one of the host machine•s standard
peripherals.

This provides -one with a relatively simple, inexpensive

way of attaching virtually any type of device from any supplier to
the host machine and communicating with the deviceusing the host
machine•s standard operating system.
instead of a special

purpos~

Also, by using a minicomputer

controller for handling the communication

lines to the remote minicomputers mentioned above, one would be able
to handle mess-age switching between the minicomputers, forming a
local network of minicomputers.

This could be done independently of

t he main mac hi ne and could be useful for such functions as sharing of
expensive peripherals like mass storage and high speed printers.

B.

Problem ·oefinition and Scope

In a situation where there exists a large central computation
facility surrounded by one or more laboratory minicomputers, such a
system as outlined previously appears attractive.
involved are by no means simple.

The problems

The questions of what type of

communication li nks to use, asynchronous transmission versus synchronous, what type of communications protocol to use, how much error
control is needed and so on need to be addressed and resolved.

If a

programable controller is used instead of a hardwired controller,
I

software will need to be written for it.

Drivers will also need to

be written for other devices as well, and then the entire system
integrated into whatever data

· acq~isition

systems or application

5

software packages already exist.

This dissertation is a generalized treatment of these problems
and others encountered during the development of a system similar to
the one previously described.

The environment which led to this

development was an IBM System 360/50 campus-wide computing facility
which is used to support student programs, research, and administrative data processing in a batch mode, as well as to support twenty
four low speed (110 to 134 bit per second) telecommunication lines.
These lines are controlled by an IBM 2702 control unit and are a
mixture of dial-up and short direct lines.

Twenty three are used to

support remote teletype and 2741 terminals using IBM•s Conversational
Programming System (CPS), BASIC, and Remote Job Entry.

One dial-up

line is left free for experimental use.

Input of data from remote experiments into this system was
cumbersome at best.
and error prone.

Common techniques were time consuming, tedious,

One method which was often used consisted of

recording experimental data on strip chart recorders or some other
graphical medium, digitizing the data by hand and punching the
digitized data onto cards.

Other techniques were more automatic, for

example, punching the data onto paper ta pe directly via the recording
device and conversion to punched cards with an IBM model 42 tape to
card converter.

One group bypassed the tape to card conversion step

by using an ASR 35 teletype attached to one of the low speed dial-up
lines to read paper tape.

The paper tape methods, while somewhat

6

automatic and less prone to error than the first method of data entry
mentioned above, are normally limited to low speed phenomena unless
a buffer is used to store the data while it is being punched.

None

of these techniques of course are suitable for on line control of
an experiment.
In addition to the lack of adequate faci ·l i ~i~·-~ for on 1 ine data
aquisition, there was a lack of adequate facilities for computer
graphics research.

That equipment which did exist consisted of an

ARDS graphics terminal interfaced to an SCC-650 minicomputer.

The

minicomputer could be connected to the central computing facility
via one of the 110 bit per second dial-up lines.

This system, shown

in Fig. 1, consisted of a number of other peripherals as well.

Although the system shown in Fig. 1 appears to be a rather
powerful system, in practice it was not very useful.
per second data rate was a severe bottleneck.

The 110 bit

Since the 2702 is

not capable of supporting a very high data rate, elimination of the
bottleneck with standard IBM equipment would have meant leasing or
buying a 2701 or 2703 Telecommunications Control Unit.

The dial-up line was also a common source of problems.

Often

a user had to keep dialing in periodically for hours waiting for his
application program, submitted as a batch job, to become active.

Even

after a connection was established, switching noise on the telephone
line would often cause the 2702 to break the conriection.

Since

7
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Fig. 1 Original UMR Minicomputer Network
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the distance involved was only about 500 feet, all of which was on
campus, a direct line would have been clearly worth the small
additional 1nstallation effort involved.

This dissertation is an attempt to provide a unified and concise
treatment of the background and terminology required, and a description of the system which was evolved to significantly increase the
capabilities of the situation described above.

C.

Outline

The next section will present an overview of the current
publications on computer networks in general.

The next three sections

will present a detailed treatment of those problems which it is felt
are likely to arise in a development of a small computer network.
These problems can be thought of as one of two types.

The first type

is the interface of the network to the central computer facility.
The second is the interface between the various nodes of the network.
The second category can be further subdivided into computer-tocomputer communication protocol and communication techniques.

Section six will treat the design constraints, rationale, and
implementation of the UMR minicomputer network and front end

process01~.

More specifically, this section will provide a formal description of
the hardware and software configuration of the system as well as a
discussion of its performance.

This section will show how an

9

effective data communication system can be implemented using the
concepts discussed in the previous sections.

10

II.

A.

COMPUTER NETWORKS BACKGROUND

Introduction and Definition

The literature does not provide one with a single, concise
definition of what is meant by a "computer network".

To one author

a computer network might mean a system like the SABRE airline
reservation system.

To another it might mean a large array of remote

time-share terminals connected to a single large computer system via
dial-up telephone lines.

For our purposes, none of these will be

termed a computer network.
Farber 9 provides one with perhaps the most current, general
definition of a computer network:

"a computer network is an inter-

connected set of dependent or independent computer systems which
communicate with each other in order to share certain resources such
as programs or data and/or for load sharing and reliability reasons".
10
. t ou t th e d"1s t"1nc t"1on be t ween th e more
po1n
Ch am bers e t . a 1 .

common time-share network and the type of network called a computer
network in that time-sharing involves the use of one large computer
serving one or more small terminals, while networking involves the
shared use of two or more stand-alone computers located at physically

ll

diverse places.

Note that the latter distinction also precludes a

multiprocessor system, in which the CPU's communicate via a shared
random access medium, such as main memory or magnetic disk , from
being termed a computer network since the communication medium
generally requires that the CPU's be physically close to each other.
By combining the two descriptions and by adding a few terms, a computer
network is defined for the purposes of this dissertation to be:

a

computer network is an interconnected set of two or more dependent
or independent general purpose computer systems, located at physically
diverse places, which communicate with each other in order to share
certain resources such as programs, data, or equipment, and/or for
load leveling and reliability reasons.
added as a third resource.

Note that equipment has been

This is considered to be an important

feature of the type of network to be emphasized.

It should also be

mentioned that while all features are usually available in the typical
network, most if not all existing networks usually emphasize one
feature as the primary mission of the network, with other f eatures
being secondary.

For example, the nat i onwide ARPA network is

primarily a data and program sharing network, with load leveling only
a very minor consideration .

B.

Historical Review

As a network comprised of a number of computers, the SAGE Air
Defense System is an earl y example of work in this area.

Many of the

12

more complex problems of general purpose networks were avoided
however, due to the highly specialized nature of the network and the
transmitted data.

The earliest example of what could be called a true general
purpose computer network is the Octopus network at Lawrence Radiation
Laboratory at Livermore which appeared in 1964 11 ' 12 . This is
primarily an equipment and data sharing local network comprised of
four large (CDC 6600's, and three CDC 7600's) "workers" and four
small switching and terminal control computers (DEC PDP-10, and
three DEC PDP-B's) called concentrators .

The growth of computer networks

however, is largly due to

the time sharing network developments of the 1960's.

The Advanced

Research Projects Agency of the Department of Defense and some of its
contractors were one of the early developers of a successful large
time-sharing network and have also been largely responsible for the
recent growth of interest in computer networks.

Many of the networks currently being developed or planned have
arisen quite naturally as a result of interconnecting, via the public
switched telephone network, the existing computer systems of closely
related institutions such as various government agencies and state
universities.

The California State University Network is an example

of a very successful computer network of this type.

Networks are

also being considered as a method of providing a powerful computer

13

facility for institutions which could not otherwise afford their own
.
tlO .
equ1pmen

Most of the hardware currently being used for computer networks
is the same type that has been used for other forms of data communication in the past.

The communication channel is generally in the

form of a wire link, using the switched telecommunications network,
private leased lines, or privately owned lines for local networks.
At least one existing network uses a radio communication link 13 .
If a large CPU is present in the system, some sort of interface is
usually required between the CPU and the rest of the network.

This

may take the form of a hard-wired controller like the IBM 2701, 2702,
2703 series, or it may be a programmable controller or "front-end

processor" such as the recently released IBM 3705 or the Interdata
In a recent survey article, fifty two specialized communica-

270x.

tions computers were listed.
front-end processors 14 .

All but three were considered to be

In addition, almost all of the major

minicomputer mainframe manufacturers offer some form of data communication equipment, making their product at least a potential component
of some computer network.

Software is unfortunately another matter.

Operating systems

required by a large computer to make efficient use of this mushrooming array of hardware simply do not exist.

Much of the blame

is due to the late entry of the major computer manufacturers into the
field.

The network designer who wants to use the more powerful and

14

flexible programable front-end is faced with the task of writing a
new operating system for the host machine, modifying an existing one,
or abandoning the concept in favor of the manufacturer's hardwired
communication controller.

Not surprisingly the latter has been the

more popular working solution.
"front-end processors

11

In fact, most of the so-called

are nothing more than a minicomputer, an inter-

face to the host CPU and some special purpose software used to emulate
a standard peripheral such as the IBM 270x series.

Even with IBM's

3705 front-end processor, the System 360 user must be satisfied with
emulating a 270x, since the full front-end processing system is only
available on the newer System 370 series 15 .

Mathematical analysis and modeling of computer networks has
largely been borrowed from other fields of data communication.

Ana-

lytical techniques largely concern themselves with calculation of
memory buffer sizes, expected delay times of messages in the system,
interconnection costs, data throughput, and error effects.

Error

detection coding is often only a simple parity check even though it
is well known that a simple parity check is not very effective for
detecting burst errors, which are the most common type of errors in the
typical computer network communication channel 16 , 17 . In some cases
a simple polynomial code is used for error detection 18 .

The most

common type of error correction is retransmission of the erroneous
data.

15

Formal descriptions of computer networks have only been attempted
in the Processors Memories Swi_tches CPMS) l a.nguage of Bell and
Newell 11 .

No high level languages other than some assembler language

macros (_eg. I:BMls TCAM and NCP macros) have been developed for network
software.

c.

Network Topologies and Examples

The PMS language will be used for describing the architecture of
computer networks.

Table I is a summary of the language elements

used in this dissertation.

The structure of a PMS diagram consists of

a number of PMS elements interconnected by line segments.
elements themselves consist of two parts:

The PMS

a primary descriptor,

such as "P" for processor, or "K for controller, and a secondary
11

descriptor concatenated to the primary.

Concatenation can be shown by

several equivalent methods, such as Pc, P.c, or P(central) for
central processor.

In this dissertation the term processor generally

refers to an entire computer system composed of processors (CPU,
input-output channels, etc.), memories (core, disk, magnetic tape,
etc.), and transducers (input-output equipment).

There are two basic structures from which all computer networks
may be formed.

The first is the STAR network shown in Fig. 2a, and

the second is the LOOP structure shown in Fig. 2b.

16

Table

Element

1 PMS Elements
Meaning

p

Processor

P.c

Processor, central computer

P.r

Processor, remote computer

p. i

Processor, ith computer

P.ri

Processor, ith remote computer

P.ci

Processor, ith central computer

P.s

Processor, switching or interface processor

L

Link, or communication channel

L.p

Link, primary communication channel

L.async

Link, asynchronous communication channel

M

Memory

M.buffer

Memory, buffer storage

~1.

p

Memory, primary

T

Transducer, input/output device

T. i

Transducer, ith input/output device

s

Switch, or multiplexing device

K

Controller, or interface device

17
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The STAR configuration consists of a central processor P.c which is
typically the largest processor in the network, and one or more remote
processors, P.r, connected to the central CPU via a link L and a
switch or link interface S.

The simplicity and reliability of this

configuration have made it a very popular one for remote batch processing applications.

A simple example of the STAR configuration can be found in the
TUCC (Triangle Universities Computation Center) Network 19 , 20 . P.c is
an IBM 370/165, S is composed of two IBM 2701 control units, the L's
are 40,800 bit per second leased lines, and the P.r's consist of two
IBM 360/40's and one IBM 360/75.
is economy.

The primary motive of this network

By sharing the resources of the 370/165, each of the

institutions has access to more computing power at lower cost than
they could provide individually.

Two extreme versions of the LOOP structure are the Distributed
Computer System (DCS) Network of the University of California at
Irvine 21 , and the T/S DDP 516 LOOP Network at Bell Telephone Laboratories22

In contrast to the TUCC Network which uses all off-the-

shelf hardware, all of the loop interface hardware for these two
networks is special purpose and was designed in-house.

Communication

protocol for both networks is fairly similar and involves passing a
message from S to S until an attached destination address is matched.
DCS also includes the origin address.
in the design stage.

DCS is a research effort still

T/S DDP 516 is a working network built around a

19

DDP 516 computer with an 8196 16 bit word memory, and a one-half
million word disk.

Other P's consist of various other small proces-

sors and keyboard terminals.

All L's are fairly short (less than

1000 feet) in the DDP 516 system.

A significant disadvantage of the LOOP system for a general
purpose network is that all messages must on the average pass through
more than one node of the network.

Since the L's are unidirectional,

communication between two adjacen t processors may in fact be routed
through all of the other nodes.

This me an s that at least the S

hardware of every node in the network must be active at once for
anything to work.

West has shown this to result in low reliability 23 .

Also the network would have to be fairly specialized since the close
cooperation required would eliminate any autonomy of the nodes.

In

other words, it would be rather difficult or expensive in terms of
hardware for any P to be used in a stand-alone mode.

This type of

architecture is more suited for a kind of loosely coupled multiprocesser system.

In the STAR configuration, communication between any two nodes
does not necessarily involve any other node.

Thus any P may be

physically disconnected from the network or made inactive and not
effect the operation of the rest of the network.

A number of STAR configurations can be joined together to form
a more general network topology as shown in Fig. 3.

This particular

20

configuration consists of two STAR•s comprised of a central host with
two remotes and another central host with three remotes joined together
by two common nodes, P.rl and P. r2.

The communication protocol

between two nodes of this type of network is generally that of storeand-forwa~d.

That is, a message

f~om

P.r3 to P.cl might be routed

through and stored temporarily in both P.c2 and P.rl.

In this simple

example, an alternate path exists through P.rl or P.r2 which could be
taken advantage of to produce an increase in reliability.

P.r2,

for example, could be inactive or disabled and a path between any two
other nodes would still exist.

, .,. 1

........

'

P.rl

I

I\

\

'

I

>-:~
L

L

)s(c

P.cl-S/

~L

/ S - P.r3

x-x
S

I

I
\

I

P. r2

,
.....

- _,

L
2

L

\

~

I
I

Fiq. 3 A General Network Topology
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The Advanced Research Projects Agency's Network (ARPANET) is
the classic example of a general network topology using the store-and
forward protocol 24 , 25 , 26 , 27 , 28 . Each Sin the ARPANET is a processor
with memory that is dedicated to the control of the communication
links.

Messages are passed between nodes by subdividing them into

"packets

11

from 152 to 1160 bits long.

Packets are routed from source

to destination with an address and are held at each intervening node
until the next node in line has received the packet.

Packets, whi ch

may be received in any order, are then reassembled in the destination
S into a complete message and passed to the attached host P.

Each S

may service up to four P's or a smaller version may be used to attach
an individual terminal to the network.
and PDP-11 's to the ILLIAC IV.
well.

P's vary in size from PDP-lO's

Many nodes form local subnetworks as

Communication links are mostly leased hi gh rate lines with

speeds from 9600 to 50,000 bits per second.

A

co~munication

link to the ALOHA network in Hawaii is also being planned 25 .

satellite
ARPANET

also has the cap.ibility of dynamically alterlnq t he l ogi cal path
between two communicating nodes in case of failure of an intervenin g
S or L.

Many other networks of this type have borrowed ARPA technology
. "1 ar 1n
. many respects 13 ' 29 .
an d are qu1. t e s1m1

A simpler example of the multiple connected network using more
strai ghtforward techniques is the MERIT network of the University of
Michigan 30 , 31 , shown in Fig. 4. Here again the "switch or link
11

interface which serves t he node processors is shown to be a processor
itself or more specifically a "communications

processor~~.

In this case
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the P.s•s are PDP-11•s which are interfaced to the host machine and
programmed to control the L•s.

The L•s are 2000 bit per second

switched telephone lines, all approximately fifty miles or less in
length.

The hardware has a capacity of 50,000 bits per second, but

has not been found sufficiently necessary to justify the higher
cost.

An automatic dialing feature was provided to allow dynamic

restructuring of the network, but was also found to be an unneccessary
complication 30 .

P.c

CDC 6500

I

P.s
L/

/

/

P.s

'-...... L
L

P.c := IBM 360/67

"

P.s

' P.c

IBM 360/67

Fig. 4 The MERIT Network

The MERIT network provides a good example of the relative
magnitude of the various stages of development of a network.

The

development of software for the P.c, which had to be done in-house,
since none was available commercially, was the single most difficult
part.

The problem was compounded due to the decision to keep each

node as autonomous as possible, and not require
software conforming to a rigid convention.
had to provide the

11

a new set of operating

This meant that the P.c•s

Common language 11 for the network.

This problem
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remains to be . solved completely.

D.

Analysis and Mathematical Modeling of Networks

It can be safely argued that there is no one single well defined
problem to be solved in the development of any computer network.
Instead, the prospective network designer is faced with an often
staggering array of vaguely defined rather loosely related problems.
Since a computer network invariably involves more than a small number
of people, non-technical management problems often overshadow technical
decisions.

Mathematical treatment of, and an analytical solution to

this total problem is probably out of reach.

As a result, mathematical

models most often treat a rather small portion of the entire problem.
Attempts to model the computer network as a whole however, have been
made with various simplifying assumptions.

The PMS language of Bell and Newell has been used to describe the
architecture of computer networks, and has been used earlier to present
some representative network configurations.

Since any network generally

involves a sizeable amount of hardware, the PMS language provides a
rather concise way of presenting the topology of the network as opposed
to the use of the more standard block diagram.

State transition diagrams have been used by others to describe
the communication line control conventions of network data links 31 ' 32 .
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Rouse•s Design Language 33 has been used to describe the software of a
small specialized signal analysis ·network 7 , and is used in section VI
to describe the software logtc of a front-end processor and minicomputer network.

Mathemati.cal models of networks are generally rather narrow in
scope in order to be of manageable size.
tical models based on queuing theory.

They are most often statisChu and Konhiem 34 have provided

a fairly complete summary of the recent advances in computer communications systems analysis.

The type of system generally considered is

shown i n Fi g . 5 •

P.c
I

L.p

I
~

L/

T1/

S

M.buffer

l~L

I2
T

"

Tn

Fig. 5 A Network Model

Analytical techniques have been developed which treat such topics
as the optimum fixed message block size to be sent on a particular L,
the effect of various multiplextng techniques on L.p efficiency and
M.buffer sizes, the effect of various terminal activity statistics on
buffer sizes and queuing delays, and the effect of link errors.

25

Another area of analysis is the design of minimal cost and
maximum reliability networks 35 , 36 , 37 , 38 , 39 . The general problem
treated here is, given a multiple connected network configuration
(like that in Fig. 3), the tost and/or reliability of each Land/or
node, find the optimal configuration in terms of total cost and/or
reliability of the overall network.

Trade.o ffs such as whether to use

several long, low speed links, or one multiplexed high speed link are
often treated.

These calculations are generally useful only where the

cost and/or failure rate of the links are high, as is the case for
long distance common carrier channels.

Finally, due to the nature and complexity of the problems
involved, simulation is often used to provide more meaningful and
realistic results than could be obtained by analytical solutions 40 , 41 .
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III.

MINICOMPUTER FRONT-END PROCESSORS

There are basically two types of machines which could be called
a "front-end processor

11
,

the co-located and the remote front-ends.

The remote front-end is often called a remote concentrator because of
its most frequent application.

It is common practice where a large number of low speed terminals
must be serviced in a local area at a large distance from the host
machine to multiplex the low speed lines into a single high speed
line.

This is done in order to reduce the cost of the link by using

one high speed long distance line and several short low speed lines,
rather than several low speed long distance lines.

The multiplexing

operation is commonly done with hardwired frequency division multiplexing, or time division multiplexing equipment.

A small, stored
program computer can often out-perform the hardwired equipment 42 .
Since it is proqramable, the minicomputer is more flexible than its
hardwired counterpart, allowing for easy expansion.

The minicomputer

can buffer incoming data during peak loads to provide a high degree
of line utilization.

Instead of reserving a fixed slot in the channel

for each line being multiplexed, the remote concentrator can allocate
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slots as they are required.

This is a form of multiplexing known as

asynchronous time division multiplexing, or statistical time division
multiplexing, and has been shown to be more superior in terms of line
utilization than either time or frequency multiplexing 34 . This is
because the line activity of most interactive applications is only
about five percent.

The minicomputer can also be used to dynamically restructure the
network in the case of a failing link or node as well as providing a
more sophisticated form of error control not offered by the hardwired
multiplexor.

An example of a commercial timesharing network which
makes use of all of these features is the TYMNET network 29 . Software
for this type of communication processor for handling standard
terminals and communication lines is becoming more readily available.

B.

Co-located Front-end

The other type of front-end processor is co-located with the
host machine and communicates with it via the host's input-output
channel.

The hardware for this type of programable front-end generally

consists of a standard minicomputer with a hardware interface designed
to respond to the host's common I/0 control signals, such as device
selection sequences, data transfer, and status information transfer
control sequences.

This hardware interface is usually designed on a

low enough level so that the minicomputer can then be programed to
emulate or "look like" any of the host's standard I/0 devices.
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The .most common host communication line control equipment is the
IBM 2701, 2702, and 2703 data adapter and transmission control units.
It is not too surprising then, that the largest application of minicomputer front-ends

ha~

been the emulation of these devices.

Complete

packaged plug-to-plug compatible systems of this type are being
offered by a number of vendors 14 .

C.

Advantages and Disadvantages of

~

PFEP

A programable front-end processor (PFEP) offers a number of
advantages over a hardwired communications controller.

A PFEP is

often cheaper on a straight hardware cost comparison basis.

The cost

of an IBM 2702 controller with fifteen low speed lines is about
$40,000.

The hardware cost of a PFEP with a similar capacity is

approximately $17,000 to $20,000.

Secondly, a PFEP can relieve the

host of many routine tasks, such as error control, code conversion,
line control, and data formatting.

A third advantage of PFEP•s which

is often not mentioned in the literature is the ease of interfacing to
non standard periphera ls .
generally very complex.

The I/0 structure of the host machine is
The hardware costs and software development

effort required to interface a non standard peripheral to the host
system can be tremendous.

Software in the minicomputer PFEP can be

used to emulate a standard host peripheral such as a magnetic tape
controller, and the interface to the non standard peripheral can be
made through the
hardwa~e

minico~puter•s

and software system.

relatively

straightforwa~d

I/0
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The primary disadvantage of PFEP's is the amount of software
development required to make them work at all.
controller, the minicomputer must be programed.
of effort can reasonably be expected.

Unlike the hardwired
One or two man-years

Unless the application just

happens to fit an already existing software package, new software from
a systems house specializing in PFEP software can cost from $40,000 to
$50,000 in addition to the hardware cost.

Most packaged systems are

either designed for some rather narrow application, or they are designed to be a plug-for-plug replacement for a standard hardwired
controller 43 . A packaged system for the hardware configuration mentioned above should cost from $10,000 to $20,000 in addition to the
basic hardware cost.

Another problem which must be faced before realizing the full
benefit of a PFEP is the modification of the host's operating system.
In order to allow the PFEP to assume some of the host's routine tasks,
these functions must be removed from the host and replaced with a
simpler interface to the res t of the host's operating system.
often not a trivial task.

This is

It is particularly difficult in an instal-

lation which is already using some sort of off-the-shelf hardwired
communication controller.

During the transition period to exclusive

use of the PFEP, the host's software will need to be able to communicate
with both.

It is further complicated by any later modification the

host manufacturer might make to the host operating system.

Any PFEP

control software which is used must be compatible with these modificat ion s.

This is the main reason why the use of PFEP's has not become

more widespread.
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IV.

A.

DATA LINKCHARACTERISTICS

Definition of Terminology

The previous sections have treated the links connecting the
various nodes of a computer network as a more or less abstract device.
This section will examine the various techniques used to realize a link
and the trade-offs involved.

Before proceeding further, a definition

of terms is in order since there is some disagreement in the literature.

Asynchronous transmission is a method of transmission of information in which each information unit, or character, is individually
synchronized by the use of start and stop bits.

The gap between each

character is not necessarily a fixed length.

Asynchronous transmission

is sometimes called start-stop transmission.

In synchronous trans-

mission all characters of a single continuous transmission are
contiguous.

In order to decode individual bit and character boundaries,

a special synchronization pattern is sent with each transmission to
synchronize the receiver with the transmitter.

This pattern must then

be repeated periodically durin g long transmissions to insure receiver/
transmitter synchronization.
Fi q. 6.

These two techniques are illustrated in
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START
Bit
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0
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STOP
Bit

Asynchronous Transmission

SYNC Pattern

b)

\

DATA

Synchronous Transmission

Fig. 6 Asynchronous and Synchronous Data Formats

A half duplex link is a link capable of carrying information in
either direction, but not both simultaneously.

A full duplex link, on

the other hand, can carry information simultaneously in either direction.
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B.

Asynchronous vs Synchronous :Transmission

The primary trade-offs between synchronous and asynchronous
communicati.ons hardware are the cost and

transmissi~ on

efficiency.

Synchronous hardware is more complex and generally costs from five to
ten times as much as comparable asynchronous hardware. · In order to
compare the two methods in terms of transmission efficiency, they
should be examined in more detail.

ln order to decode or detect the

boundaries of an individual bit or of a

cha~acter,

synchronization of the transmitter and receiver.

both methods require
In synchronous

transmission, the synchronization is achieved by transmitting a unique
sequence called a synchronization pattern, usually two characters lonq,
with each transmission.
fraction n~ 2

Thus in a message n characters long, only the

of the entire message carries useful information.

The

rest is used for synchronization.

In asynchronous transmission, a bit is added to the beginning and
end of each character to mark the START and STOP of each one.

The

START is always a logical zero or "space", and the STOP bit is always
a logical one or "mark''.

In some applications the STOP mark is more

t han one bit long.

Thus the start of each character is characterized by a transition
from the "one" to the "zero" state.

For a typical eight bit character

with one START bit and one STOP bit, only eight tenths of the
transmitted character is useful information.

The efficiency is thus
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never higher than eighty percent for asynchronous transmission,
whereas in synchronous transmission the efficiency approaches unity as
the length of a message increases.
Fig. 7.

This is shown graphically in

It can be seen that for short messages of eight characters or

less the efficiency of asynchronous transmission is actually higher
than synchronous transmission.

This can be an important factor in a

highly interactive system where the typical transaction or message is
often quite short.

1.0
>-,

u

c:
Q)

·~o.

5

4-4-LL.J

0
0

10

5

Messaqe Lenqth (Characters)
Fig. 7

Efficiency vs Message Length

Networks in which the nodes are connected by leased lines are
often concerned with efficient line utilization.

In this case it is

helpful to calculate the cost of synchronization.

Assuming a line

cost per month of k, the cost of synchronization ks is
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k

where ts

=

5

= t k

·s

fraction of time spent in synchronization.

It is a well known result of queuing theory that high utilization
of a service facility results in long queues of the items waiting to
be served.

This is also true of a communication line where data is

arriving in a more or less random fashion.

In order to keep the line

busy, some data will need to be kept in reserve or queued.

Thus in

order to keep the time spent waiting in a queue to a reasonable level,
it is not possible to keep the line busy 100 percent of the time.
fact, sixty percent is a more

rea~onable

figure.

In

Thus data might only

be transmitted sixty percent of the time even in an ideal situation.
Letting n be the message length in characters,
ts

= .6(1 -

n~2 )

in the synchronous case, and
ts
for asynchronous transmission.

= • 12

Thus the difference in cost between

the synchronous and the asynchronous transmission methods in terms of
line utilization is
Aks

=

(~~2- .48)k .

For large n the difference approaches .12k.

In cases where k is small

or nonexistent, the asynchronous method is more attractive because of
its low initial cost.

This is also true in cases where n is small as

in cases where the traffic is highly interactive or in unbuffered
terminals.

In cases where the average message length is large, and the
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line cost is appreciable, then synchronous transmission should be
considered.

c.

Half '!2. Full Duplex Communication

Unless the application includes time multiplexing of several
independent communication paths over the same physical link, there is
seldom a real need for full duplex communication.

Most computer-to-

computer traffic is alternating or half-duplex in nature.

In fact

most computer I/0 hardware is really half duplex.

Data can be either

"read" or "written", but not both simultaneously.

This is a minor

distinction, however, since most I/0 hardware is also capable of
being multiplexed, which together with buffering of the data provides
at least the appearance of full duplex operation.

There is one feature of a full duplex channel however, which makes
it more attractive than half duplex.

In order to allow echoes on

long lines to die out and to allow time for switc hin g of the direction
of transmission, half duplex equipment has a certain amount of delay
time called line turn around time between end of transmission in one
direction and start of transmission in the opposite direction.

For a

1200 bit per second half duolex link, this delay may be on the order of
100 milliseconds.

Thus in an app lication where the largest amount of

traffic consists · of short, highly interactive transactions, the line
turn around time could seriously degrade the overall data rate.
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A full duplex channel does not have this drawback.
may be transmitted in either direction at any time.

Information

The only drawback

is the wasted channel bandwidth required to implement both paths.

For

short links this is no problem, since the cost of the link is usually
low.

For long links where the channel cost is high, bandwidth must

be conserved.

Unless full duplex is actually needed for the simul-

taneous transmission of data in both directions, a better solution
might be a half duplex channel with a low speed reverse channel or
"supervisory" channel available for transmission of control information in the opposite direction.

This would eliminate difficult

timing problems in the software in the event of error situations.

D.

Error Control

In any communication link where noise is present, errors may
occur.

In common carrier circuits which are typically used as computer
network links, the most common type of error is the burst error 44 .
Unfortunately the parity check which is the easiest type of error
detection to implement is more effective against random errors rather
than burst errors.

Nevertheless, the parity check is still the most

common method of error detection in use on small computer networks.

Another code which is beginning to qrow in popularity, and is
not too difficult to implement is the cyclic or polynomial code. This
code is much more effective against burst errors 16 . The most common
polynomial used to implement the code is x

16

15 + x2 + 1.

+ x

This
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code can detect any odd number of bit errors as well as burst errors
of 16 bits or less, 99.9969 percent of all burst errors 17 bits long,
and 99.9984 percent of all burst errors longer than 17 bits 45 .

The most common method of error correction is retransmission of
erroneous data.

The optimum amount of data to retransmit is dependent
upon the probability of error 46 . Forward error correction codes are

generally considered to be too expensive to implement and unnecessary
where the ability to retransmit is present.

Before implementation of any error control scheme, one should
determine just what error rate will be expected and decide how important it is to detect errors.

Short private links can be nearly error

free.

Telephone lines, on the other hand, usually have an average
error rate of one bit in 10 6 .

One final method of error control which can be easily used on
full duplex lines is called the echo check.

This is used by at least

. 1 computer networ
. k 29 , as we 11 as severa 1 small
one 1arqe commerc1a

networks.

In essence, each character is retransmitted or

by the receiver.

echoed

If an error is detected, the sender can

transmit an

11

character.

The advantage of this method is that it is simple and

almost foolproof.

11

The echo is then compared by the transmitter with

the original character.
erase

11

11

character, followed by a repeat of the original

The disadvantage is that it requires a full duplex

link and effectively lowers the maximum data rate, since each character
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must be transmitted twice.

E.

Communication Link Topoloqy

Communication links can also be characterized by their topology.
Data communication systems are generally classified by three or four
types.

The three most common types are switched point-to-point,

nonswitched point-to-point, and nonswitched multipoint.

A fourth,

less common, configuration is the switched multipoint network.

These

configurations are illustrated in Fig. 8.

Nonswitched Point-to-point
Switched Point-to-point

Nonswitched Multipoint

Switched Multipoint

Fiq. 8

Data Link Topologies

The point-to-point type of link, either switched or not, is the
simplest type to control, and is usually the type of link used to
realize a STAR type of network topology.

The multipoint or party line
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type of link is more often used to realize a LOOP type of network.
The trade-offs involved in choosing one type over another are fairly
clear.

The advantage of a switched li nk is that it may be multiplexed

or shared by a number of nodes.

On the other hand, a dedicated line,

while costing more, does not require connection and disconnection
before and after transmission.

Dedicated links typically have a

higher bandwidth than a switched line.

Switched links which can be

rerouted in the event of a line outage may be considered to be more
reliable than a dedicated link of equal length.
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V.

A.

LINE CONTROL PROCEDURES

Background

The primary difference between a computer network and other
digital systems, say a multiprocessor system, occurs in the transfer
and control of the flow of information between nodes of the network.
In a computer network, all information transfer occurs serially between
two communicating processes.
software in each machine.

The two processes are the application

Information may be transferred directly by

the individual programs or, as is usually the case, handled by special
communication software in each machine or even transferred via conventional input/output techniques to a smaller satellite processor whose
sole function is to handle the transfer of information to and from the
network.

In any case, the data eventually enters the network where

all transmission takes place serially by bit.

Control signals neces-

sary for the orderly transfer of information must be transmitted on
the same channel as the data since the distances involved generally
rule out the use of a separate channel for control information.

The

channel also introduces a certain amount of delay in the transmission,
the length of which is dependent upon the distance between the nodes
and the medium used to transmit the information.

41

In the simplest example of a computer network, no control at all
is needed.

In the example shown in Fig. 9, P.c, L.async, P.r, and

T all generate and accept information at the same rate.
assumed to be error free.

L is also

The function of P.r is simply to pass

information back and forth between LandT, although it may need to
do some code conversion or other trivial task to handle this information exchange.

P.c generates a unit of information (a character or

byte}, and passes this to Las a serial bit stream with a START bit
and a STOP bit attached.

L then passes this bit stream to P.r which

then converts it into a unit of information acceptable by T.

P.c

L.async

P.r

T

Fig. 9 A Trivial Computer Network

This example however, makes very inefficient use of P.c, P.r,
and L.async.

For instance, P.c must always be

rea~y

to handle infor-

mation at the maximum rate from L since it does not know apriori when
to expect it.

If the data is being generated by a person at a teletype,

the data will come in rather low speed bursts with lonq delays between
bursts.

Typical rates would be 10 to 30 bits per second for bursts of

800 bits or less, with a 5 to 10 second delay between bursts.

This

corresponds to the speed of the average person typing a line of text
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with a short pause for thinking between lines.

On the other hand, L commonly .has a capacity of from 110 bits per
second to in excess of 50,000 bits per second.

Furthermore, P.c and

P.r could normally handle at least 100,000 or more bits per second.
Clearly then, it is very inefficient to keep the entire system running
at the speed of the slowest component.

Now assume the information from P.c is to be output as rapidly
as possible in order to free P.c for some other task. · This data
(or message) consists of m units of information.

The output rate is

equal to the maximum input rate acceptable to L.async, RL.

It is

assumed that the input rate of P.r is at least equal to RL, and that
data will be buffered in P.r.
of P.r, RT, is less than RL.

It is also assumed that the output rate
Hence data must be buffered in P.r at a

rate of RL-RT units per second.

If there are n units of buffer space

available in P.r, and if m is greater than n, then buffer overflow
will occur if
n = (RL-RT)Tt
where Tt

=

transmission time,

and

or
n = m(RL-RT)/RL.
Thus if buffer size n is less than or equal to

m(RL-RT)/RL' then
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information will be lost.

To carry the example

further~

suppose that P.c is to receive some

data from the network N, where N := L.async-- P.r --T.

Then P.c

must either always be ready to receive this data, or it must have some
way of telling N when to send its data.

In the case where L can only

transmit in one direction at a time (half duplex) this might consist
of marking the end of a message by fixing the value of m, making it
known by sending it with the message, or by attaching a unique signal
to the end of the message.

More generally, a short fixed message can

be sent to P.r via L.async indicating that P.c is ready for a message.
P.r may either respond with a message, or with another short message
indicatinq no message is ready, at which time P.c could go on to some
other task.

This form of protocol in a master/slave environment is

termed pollinq if the request for a message originates at P.master,
and contention if it originates at P.slave.

In the general network

environment, however, the distinction disappears.

To summarize

then, in the simplest error free case, if maximum

equipment utilization is to occur, at least the following control
information must somehow be made known:
1)

message size

2)

ready for next message.

In other words, the originator must know when to start and when to
stop.

This is generally true of all computer input and output devices

but is complicated in this case since the required information must be
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transmitted by the same medium as the data.

B.

Messaqe •Acknowledgement and Routinq Control

If errors are likely, some form of error detection and correction
schem~

must be employed.

An

er~or

correcting code might be used

although it would be expensive to implement, or a request for retransmission of the erroneous data might be made.
sent as soon as the error is

det~cted

The request could be

if a full duplex link were used,

or at the end of the message in place of the ready for next message
reply in a half duplex system.

In order to request a retransmission,

the message must have an identification tag assigned, or each message
'

-

must be acknowledged as soon as it is received.

The message acknow-

ledgement control information can be included with the previous two
as:
3)

message ok, or request retransmission.

A typical transaction between the example P.c (Transmitter) and P.r
(Receiver) might take place as shown in Fig. 10.

Errors could be

handled as shown in Fig. 11.

Both figures are examples of time line
diagrams often used to describe communication control procedures 47 .

The "?" in Figs. 10 and 11 si·gnifies a transmission of control
information indicatin g that the Receiver is ready for a message from
the Transmitter.

The Transmitter then responds (in this simple case)

with the message, and then sends control information (END) indicatinq the
end of the message.

The

~eceiver

is then free to

~espond

either OK or
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Receiver Sequences
and Responses

Transmitter Sequences
and Responses

?

Message
END

OK
I

Fig. 10

A Hypothetical Message Transfer

Receiver Sequences
and Responses

Transmitter Sequences
and Responses

?

Message with Error
END

ERR
Message
END

OK
I

Fig. 11

Transfer of a Message With an Error
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ERR, depending upon whether any errors were detected.

There are sever-

al problems associated with this simple scheme which will be discussed
shortly.

If the communication link is a full duplex link, then control
information constituting a request for retransmission can be sent as
soon as an error is detected instead of waiting for the end of the
transmission.

In this case, a fourth unit of information indicating

the start of the message (SOM).

An SOMis necessary because trans-

mission delays may allow one or more characters of the erroneous
message to be received before the message is repeated.

If only a modest amount of additional hardware is added to the
network, the problem is compounded.

Suppose for example, the simple

network of Fig. 9 had a P.r with two T's in communication with P.c
as shown in Fig. 12.

Messages must now include a fifth unit of

control information, or in this case,

11

routing 11 information.

Messages

to P.r must indicate whether they are for T.l or T.2, and messages
from P.r must indicate which T they are from.

P.c

L

P.r-S--T.l

I" - - - T .2
Fig. 12

Multidestination Network
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It should be pointed out that a particular T does not need to be
a physical device.

It may be a software module communicating with

other modules elsewhere in the network for either diagnostic or
statistics gathering purposes 25 ~

Other control information in addition to that described previously is often needed.

The amount and type of additional control

required is mostly a function of the medium used to realize L.

For

example, if L is the switched telephone network, protocols are necessary for the establishment and disconnection of a link.

At this time it might be well to point out that although a
narrative type description of specific cases has been adopted to treat
communication control procedures, such is not necessarily the best
method. The state transition technique proposed by Bjorner 32 is
particulary well suited for the implementation as well as the description of a communication protocol.

It is felt however, that this

technique is more suited for the description of a specific protocol
rather than the analysis of why certain control features are necessary
in a communication control procedure.

In any event, the goal here is

not to propose any new protocol, but to attempt to define the minimum
amount of control necessary to achieve useful results.
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c.

Error •and · Binary ·Data ·Handling

The simple basic line tontrol scheme presented previously will
now be re-examined.
line,

wh~ther

Automatic handling of a serial communication

synchronous or
ll

asynch~onous,

presents two major problems:

handling of erroneous information

21 handling of binary data.
Binary data is meant to be data which can take on all possible combinations, as opposed to character data which is normally some subset
of all combinations.

The simple line control scheme presented earlier

fails to solve either problem satisfactorily.

Consider Fig. 11 and suppose the reply to the first message was
corrupted by noise.

OK?

Should the transmitter assume it was an ERR, or

If the transmitter assumes the reply was ERR and retransmits the

message, the possibility of a wrong guess and a duplicate message
exists. Lynch 48 suggests attaching an "alternation bit" to each
message, whi ch is inverted on alternate messages.

Then when the

transmitter retransmits a messaqe, it uses the current value of the
alternation bit.

The receiver compares each received message's

alternation bit with the alternation bit of the last error free
message.

If they are the

same~

the new message is discarded.

On synchronous lines, the possibility exists of the transmitter's
initial sync hron ization pattern becoming garbled, in which case the
entire message would be assumed to be noise by the receiver and
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dropped.

No reply at all would be sent by the receiver in this case.

Lynch suggests that the system "time out" after a suitable quiet
period has elapsed, and one end send a negative acknowlegment indicating
incorrect transmission.

This simple extension to the basic scheme is one of the features
of a fairly widely used data communication convention known as IBM's
Binary Synchronous Communication(BSC) 18 .

The transmission of data which appears to be control information
is a much debated subject pro and con.

This problem arises when one

attempts to transmit

One scheme is simply to

raw binary data.

provide an extension to the control code by preceeding each unit of
control information with a unique character.

If this unique character

must be transmitted as data, it too is preceeded with itself.

To be more specific, assume that the unit of information in the
network is a character consisting of seven bits of data, and one bit of
even parity.

The seven bits are encoded in the American Standard Code

for Information Interchange (ASCII) code.

Control characters are the

bit representations for STX, ETX, EOT, ACKO, ACKl, and NAK.

Suppose

it is necessary to send eight bit bytes of binary data instead of
alphanumeric information.

To send a control character, say ETX, the

sequence OLE ETX would be sent instead.

Thus the bit representation

of OLE is used to form an extension to the basic ASCII code by using a
sequence of two characters to specify control information instead of one.
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In order to send the combination of bits corresponding to

OLE~

the

sequence OLE OLE would be sent instead.

Fig. 13 is an illustration of a typical "binary" message.
oc.•s are si.mply eight oit binary

data~

The

The ETX and OLErepresent

binary data whose bit combinati'ons match the codes for ETX and OLE
respectively.

If transmitted as is, the OLE and ETX imbedded in the

message will cause premature termination.
Fig. l3b is sent instead.

The DLE STX

Therefore, the

me~sage

in

signals the start of a

sequ~nce

transparent text message, the OLE imbedded in the original message has
been preceeded by a OLE signifying that the next character is not to
be interpreted as a control character.

The final OLE ETX sequence is

added to mark the end of the message and is followed by two check
characters (BCC) for error detection.

The receiver must then delete

the extra OLE in order to reconstruct the original message.

C(

•••

a)

o< . . .

Original Binary Message

I I I• ... I I
OLE

srx

0(.

0(

b)

OLE

OL EI ETY I 0(

•

•

•

I

oe.l oLE I ETX Isec sec

Transmitted Message

Fig. 13 · A Transparent Text Message
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Alternatives · to this system have been proposed which generally
consist of encoding the binary data to look like normal alpha-numeric
characters 49 . This method may be less efficient, but is also more
error tolerant since the control characters retain their original
meanings.

Another advantage of this technique is that it is less

hardware dependent.

The transmission of binary data poses other problems in the
software area as well.

Although the ASCII code is becoming

the

standard for transmission as well as for internal character representation, much equipment still uses other codes, notably the Extended
Binary Coded Decimal for Information Interchange (EBCDIC) code.

Thus

a message must generally be translated from a transmission code
representation to the computer's internal representation before it can
be used in a program.

If the message consists of encoded bin ary

information, the translation software must be aware of this, as well
as the line control software, so that it can be decoded properly.

This

is a very annoying problem which can be difficult to solve in general.

D.

Implementation

So far, little has been said about implementation of any of the
aforementioned line control conventions.

All of the features mentioned

have been implemented in both hardware and software as well as combinations of the two.

The implementation of a line control procedure will
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be examined in the context of a local network of small computers.

Whatever line control scheme is used, it will most likely be
implemented with software.

Unless the . hardware is built in-house, the

only hardware line control that is readily available from vendors is
an implementation of IBM•s BSC.

Hardware implementation of at least

a subset of this convention is available from most small computer
manufacturers who offer communication type interfaces for their machines.
Interfaces for synchronous communications equipment generally offer
the widest range of features.

These may be fixed or may be program-

able, such a s a choice of message termination characters, or
synchronization patterns.

Interfaces for asynchronous communication

equipment may provide program control over the number of bits in a
unit of information or automatic termination character recognition
with program control over the choice of termination characters.

Software implementation is of course the least expensive method
to use.

It also has the advantage that it is inherently more flexible

than a hardware design.

Thus as the total system grows, changes can

easily be made where needed to improve system performance.

The degree of sophistication required is very dependent upon the
individual network.

As was noted earlier, line control for the error

free case was quite simple.

Buffer control was the only reason for

even requiring line control at all in the full duplex case.

For a

half duplex line, control of which end may transmit at any one instant
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is required . . For the almost error free case, all that is needed is
a si.mple parity check, with an acknowledgement reply.

The more powerful error correction features mentioned earlier
are seldom requtred except where a very high degree of accuracy is
needed and the error rate of the line is high (greater than one error
in one million bits}, as for example the error rate of the typical
telephone line.

One advantage of using a simple line control scheme over a more
complex one is the fact that less information is needed for control,
improving line efficiency and reducing the number of characters which
must be dedicated for control information.

Since the amount of

control information is less, the amount of decoding and mode switching
to be handled by the communication software is also less, reducing core
requirements, and simplifying the debugging process.

The reduction

in decision making also decreases the software overhead which improves
overall throughput.
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VI.

A.

IMPLEMENTATION OF A MINICOMPUTER NETWORK

Design Constraints

The environment which led to this investigation has been dis cussed previously.

The lack of adequate facilities for experimental

data entry was perhaps the most significant problem in terms of the
number of people involved.
into two categories:

This type of application could be divided

(1) those which were being serviced but could

be served more effectively, (2) those which were not being serviced
at all.

Applications in the first category included those with

either a low data rate or a short burst of high speed data such as
could be recorded by an oscilloscope mounted camera.

Applications

in the second category included those with large amounts of high
speed data or those with large amounts of tabular data such as
election ballots, or examination answer sheets.

Examples of both types of applications could be found in virtually all departments on campus.

Many applications which were

currently usin g paper tape could be serviced more effectively by
direct entry of paper tape into the System 360 instead of converting
paper tape to punched cards off-line.

The lack of any uniform format

or code for the paper tape complicated the problem.

The addition of
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a mark sense card or document reader was also needed by many applications.

The on-line support of a number of high speed interactive

graphic terminals was also required.

However, these additions alo ne

would do nothing to bring the power of the central computer system
into the laboratory.

Many applications can not be serviced by the

slow response of a batch environment.

Some require on-line control

and nearly immediate response to real time events.

This type of

application requires the use of a dedicated computer in the laboratory.

As a practical alternative to this, a dedicated minicomputer

in communication with a large time-shared central facility could be
used to provide the high power and fast response needed for control
of real time events.

A primary factor in the development was one of economy.

Other

influencing factors related to economy were time and manpower.

Since

the network was considered to be a support for other projects and
not an end result, the development had to proceed as rapidly as
possible so as not to delay other projects.

In order to keep the

costs low, outside consultants were out of the question, which meant
all work had to be accomplished entirely with in-house resources.

These constraints led to the choice of a single front-end
processor, interfaced to the System 360 I/0 channel rather than the
use of dedicated hardwired controlle r s for the hi gh speed data links,
paper tape reader, and mark sense card reader .

Since the single

selector channel on the System 360 was already heavily loaded, it was
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decided to .interface the front-end processor with the multiplexor
chann~l.

The front-end also had to be capable of

oper~tion

in the

byte multiplex mode because there .were a number of unbuffered I/0
devices on this channel which could not be locked out by burst
transfers .for any appreciable length of time.

Rather thari choose a minicomputer with a specialized instruction
set for communication software, it was decided to use a more general
purpose machine since the purchase of three additional machines was
being planned for general purpose laboratory use.

The confusion of

having to work with more than one instruction set, different operating
procedures, and different utility software would thus be avoided by
making all machines compatible.

The criteria of a general purpose, low cost computer with an
off-the-shelf programable interface for the IBM 360/50 multiplexor
channel and suitable communication peripherals narrowed the field of
choices considerably.

A Data General Corporation Nova 800 was chosen

as providing the highest performance to cost ratio.

The Nova 800 is a sixteen bit machine making it suitable for
general purpose work as well as eight bit byte manipulation which is
characteristic of communication software.

Although a machine with

bit and byte manipulation instructions would perhaps be more suitable
for communication programing, none were available in the required
price range with the desired

peripher~ls.
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B.

Hardware And Software Description

An attempt will be made to make the description of the system in
a uniformly formal manner and in a language which should be readily
grasped.

The hardware description will be presented in the PMS

language used earlier.

This language allows a description in various

levels of detail and is more concise than its block diagram counterpart.

Although the software for the minicomputers is written

entirely in the Nova assembly language, a graphical language is used
for documentation.

This will enable a description showing various

levels of detail while retaining a certain amount of conciseness.
Gra phical languages have been developed specifically for programs
but none seem to be either very
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,

widespread or suitable for showing

an overall view of the software system.

The Digital Design Language ·

of Rouse, while intended primarily for design of digital hardware,
has certain characteristics making it useful to describe software as
we 11

7,31

.

Rouse•s language is actually very similar to the familiar flowchart te chniques norma lly used to document software.

Certain

features shoul d be pointed out however, as they are important in this
discussion .

Table I shows a number of symbols as they are used in the

description.

The first is a box wh i ch may contain some simple oper-

ations to be performed or a short descri ption of a more complex task.
The second element represents a conditional branch.

The third is a
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Table II

Descriptive Language Symbols

USE

SYMB.OL

J,
OPERATION BLOCK

A

w
=0
B

,.....

CONDITIONAL BRANCH

=1

~

l

~

~

~

c

~

PARALLEL BRANCH

MULTIPLE ENTRY POINT

CONDITIONAL ENTRY
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parallel branch operation which in effect creates a parallel task.
Since the software for the front-end processor is built around the
Nova Real Time Operating System, a small multi-task monitor 51 , this
is an important feature to the language.
path merge or common entry point.

The fourth element is a

The fifth is a conditional entry

symbol which is used frequently to show interrupt level activity
intertask communication.

and

For example, the diagram in Fig. 14 signi-

fies that condition "A" must be true before operation "B" can be
performed.

Condition "A" may become true as the result of some other

concurrent operation or because of an external interrupt.

A

B

Fig. 14

Intermodule Communicati on
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A PMS diagram of the current co-located front-end processor•s
hardware configuration is shown in Fig. 15.

This front-end processor

was initially configured with a 4096 word, 800 nanosecond cycle
time core memory and later expanded to 8192 words.

In addition to

the System 360 interface, peripherals include a 300 character per
second paper tape reader, mark sense card reader, an ASR-33 teletype,
a real time clock, and three serial data link interfaces.

Data link

interfaces are standard serial interfaces similar to the console
teletype interface which have been modified in-house.

Modifications

are minor and include a faster clock for the higher data rate, double
buffering for input data, and differential drivers and receivers to
drive the shielded twisted pair data links directly without using
modems.

A PMS diagram of the entire current minicomputer network is shown
in Fig. 16.

Ll and L2 are both operational, L3 is operational, but

no t used extensively, L4 will be used to support a remote Nova 800
configured as a process control machine in the Chemical Engineering
Department, and L5 will be used to support a Nova 800 configured as
a laboratory automation computer in the Physics Department.

L4 and L5

are currently under development.

Fig. 17 shows the various levels of information in the network.
The levels are keyed to the points at which they may occur in the
diagram shown in Fig . 18.

It should be noted that the notion of

information level is rather idealized and the division between levels

61

Mp(l.5 Mbyte)

I
. · .·
~
P. host(360/50}- P. IO(Mpx Chn)

~ K(4025) a-----

Mp (8k X 16b)
/
Pc(Nova 800}

K- T(ASR 33)

K - T(paper tape reader; 300cps)
K ---T(Mark sense card reader)
K- L(50K bps;async;serial data link)

K- L(l9.2K bps;async;serial data
link)

K- L(l200 bps;async;modem)

K-L
K-L

Fig. 15

Current Front-End Processor Configuration
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Electrical Engineering
Computer

Center

Mp(l2k X l6b}
I
Pc(Nova 800)

K - Pc(Nova 800)

P. host

I

C16o;5ol

K - L1 -

K

K--L

I
L~

2

·

T(graphics tablet/
· joystick input)
K-T(T4002 graphic display)
'\.
- T(hardcopy printer)
J

~/

KT(#0-7
;analog;
input)
I
.
.
K- T(#0-3 ;ana 1og ;output)

T .modem - K

l

I

K- Ms (7 track mag tape)

-L4-r

I

K- T (ASR-33)
I
K- T (paper tape reader; 300cps)

- L -K
5

Computer
K

Center

Pc(Nova 800)-Mp(24kx16b)
r - s-----'
K -Ms(l.2mw cart. disk)
K - T (165 cps printer)
T(graphic joystick,
/
input)
K -T (T4002 graphic di sp 1ay)

"

T(hardcopy printer)

K -T(ASR-33)
K-T(paper tape reader;
300 cps)
K -T(paper tape punch;
120 cps)

Fig. 16

Current Minicomputer Netwotk Configuration
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may not be so clear in all applications.

1)

Message Level

2)

Sub-Message Level

3)

Block Level

4)

Character Level

IHeader I Message Text I EOM I
I
II
II
I srx(

(EOB I

~

Start
Bit

Fig. 17

~

Data Rits

~Stop

t-

Bit

Information Levels

In the example shown in Fig. 18, data originates in a user
program in the System 360 host.

This data could be thought of as

existing at the "message level".

Any structure at this level is

totally transparent to the network, and is left up to the user•s own
conventions.

An example data structure might be to use a header

consisting of a count of the amount of data in the message, plus
additional control information as required by the user.

This header

could be of fixed length, or may include its own count.

Alternatively

the user could arrange to mark the end of his data with an end-ofmessage (EOM) indication.

From the message level, the data is

64

Nova 800 Front End Processor

User
Proqram

Access Method

RTOS

1----1

4025
Interface

LNKO

Handler (3)

\.\.

IBM 360/50

\
\
\

''

'

Device
Handler
\

'\
'
'

RTOS
User
Program
Mini-0
Mini-1
Min i-n
Fiq. 18 Network Data Flow
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broken into blocks short enough to fit into a Nova buffer and then
transmitted by the front-end processor in blocks of 32 characters or
less.

A start character and a termination character are appended to

each of these blocks by the Nova software.

The start character is

stripped off by the remote Nova software, but the termination character is left on as an indication of whether more data is coming or
not.

The data is transmitted over a serial asynchronous communication

line one byte at a time.

The communication hardware attaches a start

bit and a stop bit to synchronize the remote receiver hardware.

The

start and stop bits are stripped off by hardware, the start character
is stripped off by software and the block of 32 characters plus termination character is reassembled in a core buffer in the user's
Nova program.

He may then continue to accumulate 32 character blocks

and reassemble the original data structure as it existed in the
System 360 or use the data immediately.

The example in Fig. 18

shows an application in which the data is immediately routed to a
graphics terminal.

A user's application program in the System 360 communicates with
the Nova front-end processor via the 2870 multiplexor channel and the
4025 Nova/360 interface.

The 4025 acts like any standard IBM device

in that it is capable of recognizing all IBM bus/tag sequences,
making all the necessary requests for data transfer, status transfer,
etc. 52 , 53 . All communication between the Nova and the System 360
passes throu gh the 4025 interface under control of the 360 handler
software in the Nova front-end processor.

This software decodes the
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interrupt status provided by the 4025 and responds in such a way as
to emulate a large subset of the characteristics of the IBM 270x
family of telecommunication control units.

All input/output in the System 360 is handled by an "access
method" software package consisting of either a Fortran/Pll callable
package (PLOT-10) or IBM's Basic Telecommunications Access Method
(BTAM) for assembly language programs.

Both of these packages are

unmodified and are designed to be used with the IBM 270x series of
controllers.

In the Nova front-end processor, following the example in Fig. 18,
data is read by a service module (SVM.)
using the 360 handler software
1
under control of the Real Time Operating System (RTOS) into a buffer
in memory (BUFFO), translated, and written to the user selected
device handler (LNKO).

Data is then shifted out serially by link

hardware under interrupt control.
each character transmitted.

One interrupt is generated for

The data link handler software auto-

matically re-transmits a block if an error is detected.

A dual of

the transmitting software module stores the characters in a core
buffer supplied by the user program.

The user may then either use

the data entirely for calculations, pre-process it for output to a
terminal or simply pass the data on to an output device.

Data trans-

fer in the opposite direction takes place in a similar fashion.
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The blocks in figure 18 labled "handler" and "RTOS" are all
part of the Nova Real Time Operating System.
"RTOS

11

The block labeled

is actually the executive or task control module.

The handler

blocks are all designed to provide a uniform device independent
interface to the application software or SVM's.

RTOS is a small

multi-task monitor which controls operation of I/0 devices on an
interrupt basis and allocates CPU control to tasks according to
task priority.

Fig. 19 a and b illustrates the two basic control structures used
in the front-end processor.

The device control block is a structure

found in the System 360 interface handler software.

This is shown

to contain a device enable flag (DCB.EN) which is set and reset by
the System 360 Enable and Disable channel commands for a ·specific
"device".

The device command flag (DCB.CMD) is used to post other

System 360 channel commands, primarily Read (RD) and Write (WR)
commands.

Each device attached to the Nova front-end processor has

its own device control block.
associated with a Task.

The other control structure shown is

A Task is a loqically complete program

segment or module operating either independently or in loose relation
to, and in parallel with other Tasks.

Since the Nova can only execute

one instruction at a time, "parallel" Tasks are actually executed in
short serial segments under control of a executive program (RTOS).
Each Task is assigned a Task Control Block which contains the Task
priority (T.PRI) and the Task state (T.ST).
from zero (highest) to 255 (lowest).

Task priorities range

A Task can exist in one of four
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DCB.EN
DCB.CMD

a) 360 Logical Device Control Block

T.PRI
T.ST

b)

Fig. 19

Task Control Block

Logical Structure of Control Blocks
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states:

1) Executing- E, 2)

Pending~

P (or Ready), 3) Suspended,

or not Ready - S, 4} Dormant - D.
Executi.ng means that the Task_ has control of the CPU.

Dormant means

that the task exists (i.e. it is loaded i_nto memory) but hasn'-t been
defined to the executi.ve

yet~

Pendin~

means that the Task is ready

or able to be executed and is merely waiti _ng for some interrupt
driven real time operation to complete such as input or output, a
message or signal from some

othe~

Task, or has delayed itself for a

certain amount of time.

A Task state transition

is indicated symbolically by a transfer

of the form T. ST ~ P (Task enters the Pending or Ready state).
Where only a single Task is being discussed, the Twill be used to
signify the Task's name.

When two or more Tasks are being discussed,

the T will be replaced by the actual Task name.
will refer to the state of Task SVM.

For example SVM.ST

Occasionally where it would

otherwise be redundant, a Task state transition will only be implied
as a resu lt of some other operation, such as a READ or WRITE I/0
operation.

This operation would normally result in a Task state

transition to the Pending state when the operation has completed.
A complete Task state transition diagram is shown in Fig. 20 a.

The

Task Scheduler logic is shown in Fig. 20 b.

Following Fig. 20 b, the scheduler gains control whenever a Task
makes a transition to the P, D, or S state.

Any new pendi _ng
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Tasks are sorted into the queue of ready Tasks according to priority
(T.PRI).

If the queue of pending tasks is non-empty, then the

highest priority Task (or the oldest if there is more than one) is
placed in the execution state

(T.ST~

E) and gains CPU control from

the scheduler.

With these concepts in mind the front-end processor logic can now
be examined.

A summary of the mnemonics used and their meanings is

provided in Table II. Fig. 21 shows the general form of the frontend processor software.

After power is turned on and the Nova is

placed on-line with the System 360, the Nova is ready to accept
channel commands from a program in the System 360.

The first command

that is not treated as a no-operation is the Enable command.

This

normally readies the IBM 2702 control unit to answer a telephone or
receive some kind of response from a remote terminal 54 , 55
In the
front-end processor, it causes the addressed device's EN flag to
be set

(DCB.EN~l).

Each channel command has an associated device

address which is recognized by the 4025 interface hardware and decoded
by the 360 handler software.

When a device (either a real device

attached to the Nova, or one simulated by software) has been enabled
by a System 360 program, a parallel Service Task is attached to
service Read and Write chan nel commands.

When the System 360 program

has f inished with a device, a Disable command is issued which resets
the DCB.EN fla g for the device and causes the service task to be
placed back into the dormant state.
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Table III

Summary of Mnemonics

MNEMONIC

·usAGE

E

D

Task
Task
Task
Task

State
State
State
State

Execution State
Pendinq State
Suspended State
Dormant State

SPVR
SVM
LNKSVM
PTRD
STCHR
TH1ER

Task
Task
Task
Task
Task
Task

Name
Name
Name
Name
Name
Name

Console Command Interpreter
Generic Name of Service Tasks
Generic Name of Link Service Tasks
Paper Tape Reader Task
Data Formatter Task
Time Out Task

ONLN
PE
ENFST
PI ·
ETXFL
LMODE
AAF
EOT
PFLG

Flaq
Flag
Flag
Flaq
Flag
Flaq
Flag
Flag
Flag

On/Off Line Status Flag
Parity Error i·ndication
Loqical .OR. of all Enable Flags
Link Polling in Progress
Transmit an ETX
Data Link t~ode
Acknowledge Message
End-of-Tape Status
Poll List Flag

ICB
DCB

Control Block
Control Block
Control Block

360 Interface Control Block
Generic Name of Task Control Block
Generic Name of 360 Logical Device

CMD
EN
ST
PRI

Control
Control
Control
Control

WR

RD

360 Command
360 Command

Write Channel Command
Read Channel Command

BUFlD
BUF2D
OBD

Intertask Communication
Intertask Communication
Intertask Communication

Buffer One Ready
Buffer Two Ready
Output Buffer Ready

p

s

T

MEANING

Block
Block
Block
Block

Member
Member
Member
Member

Pendinq Command Word
Enab 1e -· Flag Word
Task Status Words
Task Priority Word
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This structure forms a convenient way to simultaneously service
a number of totally unrelated and dissimilar devices in a uniform way.
In particular, it makes no assumption about the way individual
channel commands, other than the Disable and Enable commands, are to
be handled.

Thus it gives the programer

a considerable amount of

freedom as to the amount of preprocessing he wishes to do for a
particular device or class of devices without regard to any other
device which may be attached to the system.
programer

It also allows the

to add or delete devices from the system in a fairly

modular and straightforward way.

Fig. 22 illustrates the logic of the Main Monitor Task in more
detail.

SPVR is a Nova console command interpreter

used primarily

for debugging purposes.

Fig. 23 shows the logic of a typical device dependent service
Task.

All current service Tasks follow this general pattern.

When

a service Task has been attached by the Monitor, the Task Scheduler
eventually places it in the execution state

(SVM.ST~E).

The Task

then examines its associated command flag (DCB.CMD) for an active
command.

If no command has been issued by the System 360 channel, the

Enable Flag (DCB.EN) is checked.

If the device is still active, the

Task is placed in the Pending state to await subsequent re scheduling
(SVM.ST

~E) ;

otherwise a message is out put on the Nova system

console and the Task is placed in the Dormant state.

If there is an

active command, data is read into a buffer, calculations are performed
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on the data, and the data is output to either the System 360 or the
device, depending upon whether the command is a Read (RD) or Write
(WR).

Fig. 24 shows the logic of a typical high speed data link service
module in still further detail.

Each high speed link in the system

is serviced by a separate module identical to the one shown.

New links

can be added simply by including the additional serv1ce module and
adding an RTOS control block (DUCB) for the link hardware.

Much of

the service module coding consists of re-entrant utility routines
shared by all modules.

The only significant difference between this

service module and the general model in Fig. 23 is the logic required
to notify the remote computer that a Read command is pending and it is
free to transmit.

A short message consisting of a BEL and ETX

character string is sent once per Read or sequence of continuous
Read channel commands.

The reason why all of the service modules can be fairly similar
is because all of the device dependent processing is done at the
device handler level.
device handlers.

All input and output in RTOS is carried out by

These are routines which consist of three parts:

1) an I/0 request routine which initiates the operation and normally

places the calling task in the suspended state, 2) an interrupt
handler which transfers data between memory and device , and 3) an I/0
termination routine which closes the I/0 operation and places the
calling task in the pending state.
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The 4025 Nova/IBM interface is as complex as the Nova CPU itself
and as can be expected the software required to service this device is
complex as well.

At least half of the total software development

effort for the front end processor was spent on the 360 handler
software.

Figs. 25, 26, and 27 are a simplified view of the 360

handler software.

The overall goal of this module is to respond to

the 4025 in such a way as to emulate a large subset of the IBM 270x
features, while

main~aining

a fairly device independent interface to

the RTOS user.

In particular, the characteristics of an IBM 2702

with a Telegraph Control Type II Adapter are simulated.

There are

some important departures from the 2702, however, which are not
brought out by the level of detail shown in the figures.
the 2702 does not transmit the PAD character.

On output,

This is used by the

System 360 software to obtain a one character width time delay.
Since time delays can be obtained more conveniently by other methods,
all eight bit combinations are allowed by the 360 handler software.
On

input, the 2702 terminates a Read command upon receipt of any

of several termination characters.

The 360 handler will do the same

in order to maintain compatibility with existinq software but this
feature can be disabled by an RTOS calling parameter in order to
allow all eight bit combinations of data.

Fi g . 25 shows the initialization section of the handler .

This

section checks the calling parameters for errors then sets up and
starts the requested transfer and passes control to the RTOS Scheduler.
Fi g . 26 shows interru pt handlin g for a logical device.

There are
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32 logical devices implemented in the handler corresponding to the
32 valid channel addresses recognized by the 4025 hardware.

Fig. 27

shows the Execute Service Routine block shown in Fig. 26 in more
detail.

All high speed data links are likewise serviced by _a single reentrant handler with individual link control information kept in its
control block (DUCB).

In addition to the normal input and output

functions of fetching and storing data in a buffer in memory, the
data link handler must also coordinate communication with the remote
process.

This includes the functions of buffer, flow, and error

control mentioned earlier in the dissertation.
system to support

In order for the

n 50,000 bit per second asynchronous lines, the

handler software must be able to retrieve characters from the
200 microseconds. The time required to
hardware buffer within --n

recognize an interrupt, save the interrupted state, process the
received character, and res t or e the interrupted state is a
over 100 microseconds.

littl~

Thus if n is greater than one, some characters

will be overwritten by the next character.

This was verified experi-

mentally with two high speed lines in operation simultaneously.

Thus

the handler software must also ensure that only one remote process is
allowed to transmit at a time if multiple high speed links are to be
serviced.
Fi g . 29.

This is accomplished with the routine shown in Fi g . 28 and
A request for input results in the req uest bein g placed in

a round-robin type of queue with other data l ink input requests.

Each

remote process is then polled in turn to determine if it is ready to
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transmit or not.

When an act i.ve remote process is ready, it res ponds

to the polling character -w-ith its ·message.
received, the next active link · (_ff anyl is

After the .message is
polled~

If a remote

proces:s replies wtth. a negative reply to polling, an error return to
the ca 11 t_ng LNKSVM is taken with a return code of

~ 1.

lf another 1i_nk

is acti:ve, · it is polled and th.e input interrupt is dismi_ssed.

The link output handler automatically blocks long messages into
32

ch~racter

blocks.

Each intermediate block is automatically

terminated with a SYN character.

The final block is terminated with

either a SYN or an ETX, depending upon a calling parameter.

A new

block is not sent until the previous block has been acknowledged as
correctly received.

During input, the link handler only needs to be supplied a small
input buffer, which is important if memory is at a premium.

A long

message can be received and disposed of in small blocks of 33
characters or less without requiring a large amount of core.

If a

higher data transfer rate is required, more than one buffer could be
used and filled sequentially at the maximum rate

~ntil

the end of the

message was indicated by the receipt of an ETX termination character.

Error control is shown in Fig. 29, which is an expansion of two
blocks shown in Fig. 28.

Fig. 29a is an expansion of the block labeled

''Input Message into Buffer", while Fig. 29b is an addition to the
block labeled "Transmit Block ... ".

If a NAK is received during
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output, . transmi.ssion is h.alted and the entire block is retransmitted.
If any chafacter othef than a NAK i.s received, it is interpretted as
an error condttion tndicating a probable programmererror.

During

receipt of a message (or block of 32. characters}, · each character is
checked for even parity.

If a parity error i·s detected, a NAK is

immediately output, halting transmission at the remote site and causing
an automatic retransmission of the block.

If no parity error is

detected at the end of a message, the block is acknowledged by sending
an ACK back to the transmitter.

A similar handler, shown in Fig. 30, is used by the remote
process to control the flow of information.
differences.
input.

There are two primary

First, no polling is necessary in order to initiate

A new message or message block (32 characters plus termination

character) may arrive as soon as the previous block has been acknowledged.

Secondly, a message can not be sent until a polling character

has been received.

If polling characters are received when no message

is ready, the polling character is echoed back to signal

11

no message 11 •

An example of a more complex service Task can be seen in Fi g . 31.
This is a pre-processor for the paper tape reader which removes tape
feed characters and blocks data into a specified record format for
input into the System 360.

A special reader program using BTAM is

used in the System 360 to drive the Nova program.
operation of the Nova program is as follows.
commands are ignored except the first one.

Very briefly, the

All Write channel
This Write is the result
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of a READ INITIAL, BTAM macro instruction and is normally used to
output a polling message to a remote terminal.

In the paper tape

reader software however, . i:t is used to output a 1i st defining the
tape feed character, end-of-tape marks, end-of-record marks, and the
maximum record 1ength

expected~

A ''mark'' may consist of one or more

characters or may be absent completely.

All parameters except maximum

record length are optional and are specified by the System 360 operator
at the system console.

This list is interpreted by the service module

in the Nova and i·s used to set up various internal parameters.
main tasks are used in the service module.

Three

One task (PTRD) is used

to keep two buffers filled with paper tape characters.

This provides

a constant supply of data to the second task (STCHR).

STCHR scans the

paper tape data, removes tape feed characters (if any) and blocks the
data into records according to the specified format.

Records are moved

to an output buffer (OBUF) for output to the System 360 by a third
task whenever a Read command is decoded by the Nova software.

A fourth

task provides a timeout function to detect an end-of-tape condition in
the event no end-of-tape marker was specified.

The paper tape system requires no operator intervention other
than mounting of a paper tape, starting the reader program in the
System 360, and specifying the tape parameters.

The System 360 program

stores the paper tape records on a disk data set, deletes any old data
sets, and calls an editing program which provides any additional
required editing or medium coriversion such as transfer to punched cards
or magnetic tape.
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C.

Performance

The present system has been in fairly continuous operation since
September 1972.

No major software errors have been discovered and

no significant hardware failures have occured since then.

The primary factor limiting throughput appears to be the
System 360 software.

Since basic IBM telecommunications software is

being used, each record sent to the host produces an interrupt.

In a

normal batch environment with many other jobs being run concurrently,
the turn-around time between successive channel commands was measured
to be on the order of 100 milliseconds, with the time occasionall y
extending into seconds.

This time, although s omewhat randomly

distributed, is also quite time-of-day and operator dependent.

As

could be expected, the average time between channel commands i s
highest during peak periods of activity during the day (about 200 msec),
and drops off in the evening to around 50 or 60 msec.

Certain common

operator console commands can cause the HASP system to lock out all
other activity for a period of a few seconds which tends to perturb
the distribution of waiting times considerably.

If each Read or Write is used to transfer a single record of 100
characters or less (as is normally the case) the throughput or maximum
data transfer rate is limited by the System 360 to about 1000 eight
bit characters per second or less.

A simple technique to increase the

throu ghput for at least a short burst of data is to simply increase the
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number of characters transferred in a single Read or Write.

This is

done in a current data aquisition application and increases the
transfer rate for a burst (8192 bytes) of data to the maximum Nova
software limited rate of about 5000 characters per second.

The use

of a more sophisticated access method in the System 360 such as the
queued access methods used for direct access devices and additional
buffering of data in the Nova should improve the average transfer rate
considerably.

Current usage of the network includes an application in which a
Nova is used as a remote front-end processor for a graphical digital
design language and simulator 56 ,
a remote interactive data analysis
application in which experimental data in the form of graphs or analog
signals can be digitized, Fourier transformed, displayed graphically,
and transmitted at high rate to the System 360 for storage and subse57
Other applications include mark sense
quent additional analysis .
card and paper tape data entry into the System 360 as well as several
other computer gra phi cs and on-line file management projects under
development.

Plans for future expansion of this system include addition of a
remote job entry capability, additional user applications, and an
inter-remote minicomputer communication facility for resource sharing.
A high speed link to a university-wide central System 370/165 is also
being planned.
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VII.

CONCLUSIONS

Problems which are believed likely to arise in the developmen t of
a small computer network have been di-scussed.

Various approaches to

the solution of these problems and the trade-offs involved have also
been discussed.

The application of these concepts to the implementa-

tion of an effective, low cost data communication system has been
demonstrated.

The addition of a network of remote minicomputers serving as
data acquisition terminals and remote preprocessors can significantly
increase the useful nes s of both t he l aboratory minicomputers, and the
central computing facility to which they are attached.

This is

accomplished by combining the best characteristics of each, the larqe
machine for its ease of programing in a high level language, and its
"number crunching" power, and the minicomputer for its interactive
capability and extremely fast response to real time environments.

A significant number of advantages can be realized by making the
interface between the network and the central system a programable
controller.

The programable controller is inherently more flexible

than its hardwired counterpart, and can assume some of the routine
tasks of the main CPU.

Another advantage is that varidus special
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purpose peripherals can be interfaced to the main hardware/software
system via the programable controller with relatively little additional
effort.

These advantages come at no small price, however.

While hardware

costs are relatively low, one can expect to spend at least twelve
man-months on the software for a front-end processor when starting
from scratch.

It has been shown however, that when this step has

been accomplished, the addition of powerful new capabilities to the
existing central facility are relatively simple and inexpensive.
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